Recently, the charge trapping type non-volatile memories (CT-NVMs) with embedded metal nanocrystals (NCs) have been extensively investigated to be the next generation NVM since the benefit of combination of quantum wells and discrete trap sites [1], [2] . As metal NCs embedded in dielectric, the interface between dielectric and NCs always lies in unstable state and shallow defects [3] , [4] . The shallow deficiencies around NC can easily lead stored charges out of the quantum well through trap-assisted tunneling mechanism [5] , resulting in the serious data retention issue, especially in the environment at high temperature. Therefore, the quality of surrounding dielectric of metal NCs plays a key factor for highly reliable NVM.
I. Introduction
Recently, the charge trapping type non-volatile memories (CT-NVMs) with embedded metal nanocrystals (NCs) have been extensively investigated to be the next generation NVM since the benefit of combination of quantum wells and discrete trap sites [1] , [2] . As metal NCs embedded in dielectric, the interface between dielectric and NCs always lies in unstable state and shallow defects [3] , [4] . The shallow deficiencies around NC can easily lead stored charges out of the quantum well through trap-assisted tunneling mechanism [5] , resulting in the serious data retention issue, especially in the environment at high temperature. Therefore, the quality of surrounding dielectric of metal NCs plays a key factor for highly reliable NVM.
The authors utilized NH 3 plasma treatment (PT) to passivate the surface of dielectric before fabrication process of metal NCs. It is expected that plasma passivation can yield a high quality surface of dielectric to prevent the damage induced on metal NCs process. In the selection of metal NC, palladium (Pd) metal was adopted in this work due to high work function of 5.1 ev and good performance in Pd NCs NVM [6] . The electrical characteristics, including electron charges trapping and de-trapping speeds, retention, and endurance for the CT-NVM with embedded Pd NCs with/without NH 3 PT are demonstrated. Besides, the reliability characteristics of the plasma treated sample under NAND-type multi-level cell (MLC) operation are also studied in this paper.
II. Device Fabrication
The devices were prepared on <100> p-type silicon wafers. After standard RCA cleaning, a 3-nm thick thermal oxide film was grown as the tunnel oxide in an N 2 O ambience, followed by a silicon nitride (Si 3 N 4 ) film with 4-nm in thickness was deposited at 780 o C in a low-pressure chemical vapor deposition system. Subsequently, NH 3 PT was performed on Si 3 N 4 surface at 375 o C for 60 s. A 2-nm Pd thin film was then deposited by E-gun evaporation. Afterward, a 600 o C, 30 s thermal anneal was carried out to form Pd NCs. A 12-nm blocking oxide was then sequentially deposited by plasma enhanced chemical vapor deposition. Finally, aluminum films on both top and back sides of the samples were deposited and patterned to form the SONOS with embedded Pd NCs capacitor NVMs, whose structural diagram is shown in Fig. 1 . In addition, a control sample without NH 3 PT was also prepared. The diameters of the devices are 100-µm. The structural analyses of Pd NCs were performed by transmission electron microscopy (TEM). The electrical properties of the SONOS NVM with embedded Pd NCs were performed by using Keithley 4200 and 82 C-V systems.
III. Results and Discussion
The top-view TEM image of the Pd NCs deposited on Si 3 N 4 is shown in Fig. 2 . The average diameter of NCs is approximately 2-3 nm, and the area density of NCs is estimated to be about 3.4×10 12 cm -2 by TEM analysis. Fig.  3 (a) and 3(b) show the electron charges trapping and detrapping transients and comparison in memory window under different operation voltage for the samples with/without NH 3 PT, respectively. It is seen in the Fig. 3 , both the operation speeds and memory window reduce about 30% via PT process, but this phenomenon is immaterial to the CT-NVMs. It is because the major part of the 30% lost charges momentarily stores in the shallow trap sites of Si 3 N 4 and interface states, and easily discharges out of storage layer, especially at the high temperature. Hence, the shallow trap sites are nonessential and the 30 % lost of operation speed and memory window is nonsignificant for highly reliable NVM. Fig. 4 (a) and 4(b) display the data retention of the samples with/without NH 3 PT at the room temperature and 85 o C measurement, respectively. For the NH 3 plasma treated device, only 5 and 8 % charge loss are observed for the retention time is up to 10 4 s at room temperature and 85 o C measurement, respectively. Furthermore, this device exhibits a highly reliable retention property at extrapolation up to 10 years with only 7 and 17 % charge loss at room temperature and 85 o C, respectively. On the contrary, the sample without PT shows worse retention properties with 47 and 55 % charge loss as time is extrapolated up to 10 years at room temperature and 85 o C, respectively. Obviously, the retention characteristic of the device with PT exhibits the excellent data retention than that without PT. It can be attributed to nitrogen can effectively pre-passivate the surface of Si 3 N 4 to prevent the formation of shallow deficiencies between the bottom Si 3 N 4 and NCs. In additional, it also synchronously passivates shallow trap sites in the bulk of Si 3 N 4 and interface states between Si 3 N 4 and tunnel oxide. This passivation meaningfully avoids charges store in the shallow trap site to induce retention issue and the stored charges release out of quantum well by trap-assisted tunneling. Fig. 5 shows the endurance characteristics of the samples with/without PT. The measured condition for programming is: V P = 18 V, 1 µs, and erasing is: V E = -18 V, 1 µs. The sample without PT expressly occurs the serious degradation of memory window after 10 6 P/E cycles (ca. 50% memory window narrowing). It is because the process of P/E cycles induces the additional interface state between Si-sub and tunnel oxide and leakage path in the tunnel oxide [8] . On the contrary, the NH 3 plasma treated device is no significant memory window narrowing after 10 6 P/E cycles. It is due to hydrogen owns good capability of penetration, and improves the quality of interface between Si-sub and tunnel oxide to oppose the damage by P/E cycles [7] , [8] . Furthermore, the retention characteristics of all samples in the server environment (after 10 6 P/E cycles at 85 o C) were also tested, as shown in Fig. 6 . In the figure, the sample without PT is radical failure as time is up to 10 4 s under this condition of testing. Contrarily, the NH 3 plasma treated device still remains at least 64% memory window as time is extrapolated up to 10 years. Additionally, the electrical properties of NAND-type MLC operation for the NH 3 plasma treated device are also verified, as shown in Fig. 7 and Fig. 8 . The NH 3 plasma treated SONOS NVM with embedded Pd NCs still exhibits very surpassing reliability in NAND-type MLC mode.
IV. Conclusions
Results show that the NH 3 plasma pre-treatment significantly improves the quality of the interface between NCs and Si 3 N 4 . At the same time, it also effectively eliminates the unnecessary shallow trap sites and interface states to approach the really perfect data retention property. Besides, the NH 3 PT yielded device owns the superior endurance characteristics, with nonsignificant memory narrowing, due to the hydrogen passivation in the interface states between Si-sub and tunnel oxide. In the NAND-type MLC operation, NH 3 plasma treated memory also exhibits very exceptional reliability properties. Therefore, the SONOS NVM with embedded Pd NCs with NH 3 plasma pre-treatment seems to be a promising candidate for highly reliable NVM in the future.
